NAND flash-based solid-state drives (SSDs) are becoming a staple in consumer electronics and high-performance computing. Limited resources and a lack of flexible prototyping platforms constrain NAND flash researchers to use software simulation of the chips, where simulation parameters are based on conservative values from datasheets, leading to missed research opportunities. A tool to explore low-level NAND flash behavior and performance would give researchers an easy way to validate and guide new research ideas and designs. We present the Ming II platform which gives researchers complete control over flash chips. It includes a custom board that connects to a platform FPGA system and provides an automated interface for acquiring fine-grain power, latency, and bit error measurements of flash operations. The Ming II software stack includes an open-source userspace library, Linux driver, and development environment that make it easy to develop new software that targets flash. Possible applications include measuring flash characteristics (latency, power, bit-error ratios, lifetime, etc.), verifying encryption/decryption and sanitization protocols, prototyping new flash translation layers (FTLs), and identifying performance and power tradeoffs.
The authors of these documents have submitted their reports to this technical report series for the purpose of non-commercial dissemination of scientific work. The reports are copyrighted by the authors, and their existence in electronic format does not imply that the authors have relinquished any rights. You may copy a report for scholarly, non-commercial purposes, such as research or instruction, provided that you agree to respect the author's copyright. For information concerning the use of this document for other than research or instructional purposes, contact the authors. Other information concerning this technical report series can be obtained from the Computer Science and Engineering Department at the University of California at San Diego, email@example.com.
[ Search ]