An Optimization Methodology for Matrix Computation Architectures

Ali Irturk, Bridget Benson, Nikolay Laptev and Ryan Kastner
March 9, 2009

Matrix computations such as matrix decomposition and inversion are essential for various algorithms which are employed in wireless communication. FPGAs are ideal platforms for such applications; however, the need for vast amounts of customization throughout the design process of a matrix computation core can overwhelm the designer. This paper presents an automatic generation and optimization methodology for different matrix computation architectures using a generator tool, GUSTO, that we developed to enable easy design space exploration with different parameterization options. We especially concentrate on wireless communication MIMO-OFDM applications which often use small matrix dimensions. We present automatic generation of a variety of general purpose matrix computation architectures and optimized application specific architectures. GUSTO’s application specific architectures have comparable results to published architectural implementations, but offer the advantage of providing the designer the ability to study the tradeoffs between architectures with different design parameters.

How to view this document

The authors of these documents have submitted their reports to this technical report series for the purpose of non-commercial dissemination of scientific work. The reports are copyrighted by the authors, and their existence in electronic format does not imply that the authors have relinquished any rights. You may copy a report for scholarly, non-commercial purposes, such as research or instruction, provided that you agree to respect the author's copyright. For information concerning the use of this document for other than research or instructional purposes, contact the authors. Other information concerning this technical report series can be obtained from the Computer Science and Engineering Department at the University of California at San Diego,

[ Search ]

This server operates at UCSD Computer Science and Engineering.
Send email to